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Abstract 
Tri-gate ferroelectric FETs with Hf0.5Zr0.5O2 gate insulator for memory and neuromorphic applications are fabricated and 
characterized for multi-level operation. The conductance and threshold voltage exhibit highly linear and symmetric 
characteristics. A compact analytical model is developed to accurately capture FET transfer characteristics, including series 
resistance, coulombic scattering, and vertical field dependent mobility degradation effects, as well as the evolvement of 
threshold voltage and mobility with ferroelectric polarization switching. The model covers both sub-threshold and strong 
inversion operation. Additional measurements confirm ferroelectric switching as opposed to carrier-trapping-based memory 
operation. The compact model is implemented in a simulation platform for online training of deep neural networks. 
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1. Introduction 
Ferroelectric FETs (FeFETs) with hafnium-based 
dielectrics is being heavily researched as promising device for 
logic, memory, and neuromorphic applications ever since the 
proposal of negative capacitance FETs (NCFETs) for low 
power electronics [1] and the discovery of CMOS-compatible 
and highly-scalable HfZrO (HZO) ferroelectric material [2]. 
In particular, FeFETs are very promising for deep neural 
network applications given its low write latency, low cycle-to-
cycle variability, good endurance, and highly symmetric and 
linear multi-level switching characteristics [3]. In order to 
apply ferroelectric FET technology to macro and system-level 
benchmarking [9] and design/synthesis tools [12], a compact 
analytical model is required. Conventional SPICE-oriented 
compact model can accurately model device output behavior. 
New compact models for ferroelectric FETs (including 
NCFETs) have been developed [13]. However, the simulation 
of on-chip neural network (NN) training requires millions of 
sample data to pass through hundreds of millions of synaptic 
devices. Full SPICE simulation with traditional compact 
model is simply too time consuming. For this reason, 
neuromorphic simulator such as [16] adopted and 
implemented a very simple formulation for potentiation and 
depression of resistive memory (RRAM). In [3], the 
formulation developed for RRAM was utilized for FeFET 
online NN training. Unfortunately, such approach fails to 
model FeFET-specific properties such as gate bias 
dependence. In this paper, we present a computationally 
efficient compact model for neural networks which is simple 
enough for evaluation during the simulation of large-scale 
neural network training. Yet it captures FeFET’s gate bias 
dependence and is valid from sub-threshold to strong 
inversion region.  
2. Device fabrication and measurements 
Tri-gate FeFETs are fabricated on silicon-on-insulator 
wafer with a gate-first process [5]. The gate dielectric consists 
Journal XX (XXXX) XXXXXX Author et al  
 2  
 
of atomic-layer-deposited Hf0.5Zr0.5O2. Relatively thick 
(10nm) HZO layer is employed to ensure sufficient memory 
window. A 40-second rapid thermal annealing process at 700
∘C after TiN gate deposition is performed for ferroelectricity. 
The characterization of drain current (Id) while sweeping 
the gate voltage (Vgs) over a wide range is convenient for 
compact model development. However, accurate 
characterization of the multi-level Id-Vgs during potentiation 
(programming) and depression (erasure) of FeFET is not 
straight-forward, since the ferroelectric state may be altered 
during DC Id-Vgs sweep. 
For these reasons, we applied a special pulsing scheme prior 
to each Id-Vgs measurement (Fig. 1). A 1μs reset pulse (Vreset) 
ensures the FeFET returns to its erased (high threshold voltage 
(Vth)) state. Another 1μs program pulse (Vpgm) sets the device 
to the target polarization state. Subsequently Vgs is swept from 
Vstart to Vstop to measures the transfer characteristics. 
The choice of Vstart is found to be very important. When 
Vstart lies in the sub-threshold region, the electric field is, in 
principle, nearly zero, and there is very little chance of 
ferroelectric switching. We therefore try to keep Vstart < Vth - 
1.0V to ensure Id-Vgs covers the sub-threshold region over a 
1V range and Vth measurement is accurate. As a sanity check, 
for a multi-fin device with Lg=70nm, we apply the waveform 
as shown in Fig. 1 without Vpgm/Vers pulses, fix Vreset to -5.0V 
and vary Vstart from -0.5V to -4.5V in steps of -0.5V, while 
keeping Vstop at +4.0V. Vth is found to be identically 0.4V, and 
there is negligible shift in Id-Vgs characteristics as function of 
Vstart. 
Fig. 2(a) shows measured Id-Vgs series as we vary Vpgm in 
0.2V steps. The measured device has 10 fins, fin height of 
30nm, and fin width of 50nm. The curves merge together at 
around 4.0V because at high gate voltage, most ferroelectric 
domains in the multi-domain FeFET have switched, and the 
devices end in the same polarization state after forward Id-Vgs 
sweep. It can also be seen that Vth is nearly a linear function of 
Vpgm (Fig. 2(b)). 
To understand the evolvement of Id-Vgs as function of Vpgm, 
we plotted ΔVth, the horizontal shift of Id-Vgs curve, using the 
shifting between Id(5) (Id after the 5th pulse) and Id(20) (Id after 
the 20th pulse) as example (Fig. 3). Surprisingly, an excellent 
agreement to a linear model in the on state (strong inversion) 
is found, which suggests that the channel inversion charge 
induced by ferroelectric polarization is a linear function of 
gate bias.  
3. Neuromorphic-oriented compact model 
We aim to model FeFET memory device with a simple yet 
physically sound expression. The basic drain current  
(a) 
 
(b) 
 
Fig. 2. (a) Measured Id-Vgs characteristics as function of Vpgm (symbols). Only 
selected Id-Vgs curves (pulse number (P): 0, 5, 10, 15, 20, 25) are shown for 
clarity. We set Vstart = -Vpgm to ensure Vstart < Vth – 1.0V is always satisfied. 
Analytical compact model (lines) show good agreement with measured data 
(symbols). (b) Measured (symbols) and modeled (solid line) Vth as function of 
Vpgm during potentiation. Dashed line: linear fit. Data available online [19]. 
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Fig. 3. Horizontal shift between Id-Vgs curves (ΔVth) with different Vpgm. For 
the entire strong inversion region, ΔVth v.s. Vgs show excellent agreement to 
a linear model.  
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Fig. 1.  Pulsing scheme for programming and erasing the FeFET devices. For 
programming, a reset pulse (Vreset) sets the device threshold voltage (Vth) to the 
highest level. This is followed by a program pulse (Vpgm) and an Id-Vgs sweep. 
Starting sweep voltage (Vstart) is carefully chosen so that the Vth state is not 
disturbed. For erase, on the other hand, Vreset is positive and Vers is negative. 
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formulation for BSIM4 compact model [18] in the linear 
region as follows: 
  𝐼𝐼𝑑𝑑 = 𝐾𝐾∙𝑉𝑉𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔∙𝑉𝑉𝑑𝑑𝑔𝑔
1 + 𝑈𝑈𝑈𝑈∙�𝑉𝑉𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔+𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝑈𝑈�𝐸𝐸𝐸𝐸 + 𝐸𝐸𝑈𝑈
𝑉𝑉𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔+
2𝑘𝑘𝑘𝑘
𝑞𝑞
 + 𝑅𝑅𝐷𝐷𝑅𝑅∙𝐾𝐾∙𝑉𝑉𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔    (1) 
where UA, EU and DELTA accounts for vertical field 
dependent mobility degradation; UD is a parameter for 
Coulombic scattering in moderate and weak inversion regions 
(mobMod=3 option in BSIM4); RDS is the source and drain 
series resistance. Note that the original 2 ∙ 𝑉𝑉𝑡𝑡ℎ  term in 
effective vertical field calculation is absorbed into DELTA for 
simplicity. 
In addition, to cover both weak and strong inversion 
regions, we adopted the effective gate overdrive function from 
BSIM4 [18]: 
  𝑉𝑉𝑔𝑔𝑔𝑔𝑡𝑡𝑔𝑔𝑔𝑔𝑔𝑔 = 𝑛𝑛𝑘𝑘𝑘𝑘𝑞𝑞 ∙ln�1+𝑔𝑔𝑒𝑒𝑒𝑒�𝑉𝑉𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔−𝑉𝑉𝑔𝑔ℎ2𝑛𝑛𝑘𝑘𝑘𝑘𝑞𝑞 ��
1
2
 + 𝑛𝑛∙𝑔𝑔𝑒𝑒𝑒𝑒�− 𝑉𝑉𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔−𝑉𝑉𝑔𝑔ℎ−2∙𝑉𝑉𝑉𝑉𝑉𝑉𝑉𝑉
2
𝑛𝑛𝑘𝑘𝑘𝑘
𝑞𝑞
�
    (2) 
where n is the sub-threshold ideality factor, and VOFF is a 
parameter for Vth shift in the weak inversion region only. 
To model the linear threshold shifting, we express effective 
gate voltage function as: 
 𝑉𝑉𝑔𝑔𝑔𝑔𝑔𝑔𝑔𝑔 = 𝑉𝑉𝑔𝑔𝑔𝑔 + �(𝐹𝐹𝐹𝐹 ∙ 𝑃𝑃 + 𝐹𝐹𝐹𝐹) − (𝐹𝐹𝐹𝐹 ∙ 𝑃𝑃 − 𝐹𝐹𝐹𝐹) ∙ 𝑉𝑉𝑔𝑔𝑔𝑔�    (3) 
where FA, FB, FC and FD are constants that control the 
shifting of subsequent Id-Vgs curves. The model shows good 
agreement with measured data over a wide range of Vpgm (Fig. 
2). Note that better fitting may be obtained with the 
replacement of numerator of (1) with 𝐾𝐾 ∙ 𝑉𝑉𝑔𝑔𝑔𝑔𝑡𝑡𝑔𝑔𝑔𝑔𝑔𝑔𝜃𝜃 ∙ 𝑉𝑉𝑑𝑑𝑔𝑔 . 
However, we have chosen not to do so here to keep the model 
physically sound and to improve computational efficiency by 
reducing the number of transcendental functions in the 
expression. The parameter values are available in [19]. 
4. Neural network applications 
Symmetric and linear potentiation / depression 
characteristics is crucial for online training of neural networks 
[9]. With properly chosen starting pulse amplitudes (+2.8V for 
potentiation; -0.8V for erase), excellent symmetry and 
linearity is achieved (Fig. 4).  
In Table I, we compare this work with other FeFET 
technologies. Linearity of FeFET synaptic device is quantified 
using the non-linearity parameter, α [3][2]. In general, FeFETs 
show better linearity than RRAM, with lower α [9]. Note, 
however, that such high linearity is only possible when the 
program / erase voltage varies with pulse number. 
In addition, unlike RRAM, FeFETs’ synaptic properties are 
highly dependent on Vgs. The compact model presented here 
is very useful for evaluating figure of merits such as power 
consumption, circuit delay, training accuracy, etc., as function 
of Vgs, and ultimately used for neuromorphic circuit design. 
To rule-out memory operation due to charge-trapping, 
double-sweep nFET Id-Vgs measurements are performed. 
Counter-clockwise Id-Vgs indicates ferroelectric switching 
(Fig. 5) [17]. We have also confirmed Vth decrease/increase 
with program/erase pulse application, respectively (Fig. 5 
inset). 
5. Conclusions 
Tri-gate ferroelectric FETs are characterized, showing 
excellent symmetry and linearity during multi-level operation. 
A computationally efficient and FeFET-specific compact 
model is developed and calibrated to measured data. The 
model is successfully implemented in a simulation platform 
for online training of deep neural networks. 
 
Fig. 4. Potentiation and depression of normalized channel conductance with 
the application of program/erase pulses. A total of 27 program pulses and 24 
erase pulses are applied, which is equivalent to 4-5 bits. (Weff=1.1μm, 
Lg=50nm) Model uses the formula in [16] for evaluating αp / αp. 
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Fig. 5. DC double-sweep measurement of an Lg=70nm FeFET. Counter-
clockwise I-V curves for nFET indicates ferroelectric switching. Inset shows 
device conductance with program (PGM) and erase (ERS) pulse application 
(For clarity, only Id during 2V read pulse is shown). 
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TABLE I 
COMPARISON OF FERROELECTRIC FET TECHNOLOGIES 
Ref. No. Linearity  
(αp / αd) 
On-state 
resistance 
# 
levels 
Active 
Area (μm2) 
[3] +1.75 / +1.46 559 kΩ 32 1190 
[4] +1.73 / +1.86 50 kΩ 32 - 
[6] +0.44 / -0.38 3.5 kΩ 35 - 
[7] +0.12 / -0.09 0.22 kΩ 32 - 
[8] +1.22 / -1.75 12.5 kΩ 256 0.0034 
This work +0.67 / -1.13 11.5 kΩ 27 0.055 
 
 
Journal XX (XXXX) XXXXXX Author et al  
 4  
 
Acknowledgements 
This work was jointly supported by the Ministry of Science 
and Technology (Taiwan) grant MOST-108-2634-F-006-08 
and is part of research work by MOST’s AI Biomedical 
Research Center. We are grateful to Taiwan Semiconductor 
Research Institute for nanofabrication facilities and services, 
and Dr. Wen-Jay Lee and Nan-Yow Chen of National Center 
for High-Performance Computing for helpful suggestions on 
AI computation. 
References 
[1] S. Salahuddin and S. Datta, “Use of negative capacitance to 
provide voltage amplification for low power nanoscale devices,” 
Nano Letters, vol. 8, no. 2, pp. 405-410, 2008, DOI: 
10.1021/nl071804g. 
[2] J. Müller, T. S. Böscke, U. Schröder, S. Mueller, D. Bräuhau,U. 
Böttger, L. Frey and T. Mikolajick, “Ferroelectricity in simple 
binary ZrO2 and HfO2,” Nano Letters, vol. 12, no. 8, pp. 4318-
4323, 2012, DOI: 10.1021/nl302049k. 
[3] M. Jerry, P.-Y. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu and S. 
Datta, “Ferroelectric FET analog synapse for acceleration of 
deep neural network training,” in Proc. IEEE International 
Electron Devices Meeting (IEDM), San Francisco, CA, USA, 
2017, pp. 139-142, DOI: 10.1109/IEDM.2017.8268338. 
[4] S. Oh, T. Kim, M. Kwak, J. Song, J. Woo, S. Jeon, I. K. Yoo 
and H. Hwang, “HfZrOx-based ferroelectric synapse device 
with 32 levels of conductance states for neuromorphic 
applications,” IEEE Electron Device Letters, vol. 38, no. 6, pp. 
732-735, Jun. 2017, 10.1109/LED.2017.2698083. 
[5] S. De, Md. A. Baig, B.-H. Qiu, D. Lu, P.-J. Sung, F.-K. Hsueh, 
Y.-J. Lee and C.-J. Su, “Tri-gate ferroelectric FET 
characterization and modelling for online training of neural 
networks at room temperature and 233K,” to be presented in 
Device Research Conference, Columbus, OH, USA, Jun. 2020. 
[6] V. P.-H. Hu, H.-H. Lin, Z.-A. Zheng, Z.-T. Lin, Y.-C. Lu, L.-
Y. Ho, Y.-W. Lee, C.-W. Su and C.-J. Su, “Split-gate FeFET 
(SG-FeFET) with dynamic memory window modulation for 
non-volatile memory and neuromorphic applications,” in 
Symposium on VLSI Technology, Kyoto, Japan, 2019, pp. 134-
135, DOI: 10.23919/VLSIT.2019.8776555. 
[7] Y. Peng, W. Xiao, G. Han, Y. Liu, J. Wu, K. Wang, Y. He, Z. 
Yu, X. Wang, N. Xu, T.-J. King Liu and Y. Hao, “Nanocrystal-
embedded-insulator (NEI) ferroelectric field-effect transistor 
featuring low operating voltages and improved synaptic 
behavior,” IEEE Electron Devices Letter, vol. 40, no. 12, pp. 
1933-1936, Dec, 2019, DOI: 10.1109/LED.2019.2947086. 
[8] W. Chung, M. Si and P. D. Ye, “First demonstration of Ge 
ferroelectric nanowire FET as synaptic device for online 
learning in neural network with high number of conductance 
state and Gmax/Gmin,” in Proc. IEEE International Electron 
Devices Meeting (IEDM), San Francisco, CA, USA, 2018, pp. 
344-347, DOI: 10.1109/IEDM.2018.8614516. 
[9] P.-Y. Chen, X. Peng and S. Yu, “NeuroSim+: An integrated 
device to algorithm framework for benchmarking synaptic 
devices and array architectures,” in Proc. IEEE International 
Electron Devices Meeting (IEDM), San Francisco, CA, USA, 
2017, pp. 135-138, DOI: 10.1109/IEDM.2017.8268337. 
[10] S. Agarwal, R. B. J. Gedrim, A. H. Hsia, D. R. Hughart, E. J. 
Fuller, A. A. Talin, C. D. James, S. J. Plimpton, M. J. Marinella, 
"Achieving ideal accuracies in analog neuromorphic 
computing using periodic carry," in Symposium on VLSI 
Technology Kyoto, Japan, 2017, pp. 174-175, DOI: 
10.23919/VLSIT.2017.7998164. 
[11] H.-H. Le, W.-C. Hong, J.-W. Du, T.-H. Lin, Y.-X. Hong, I-H. 
Chen, W.-J. Lee, N.-Y. Chen and D. D. Lu, “Ultralow power 
neuromorphic accelerator for deep learning using 
Ni/HfO2/TiN resistive random access memory,” to be 
presented in IEEE Electron Devices Technology and 
Manufacturing (EDTM), Penang, Malaysia, 2020. 
[12] W.-F. Lin, D.-Y. Tsai, L. Tang, C.-T. Hsieh, C.-Y. Chou, P.-H. 
Chang and L. Hsu, “ONNC: A compilation framework 
connecting ONNX to proprietary deep learning accelerators,” 
in IEEE International Conference on Artificial Intelligence 
Circuits and Systems (AICAS), Hsinchu, Taiwan, 2019, pp. 
214-218, DOI: 10.1109/AICAS.2019.8771510. 
[13] J. P. Duarte, S. Khandelwal, A. I. Khan, A. Sachid, Y.-K. Lin, 
H.-L. Chang, S. Salahuddin, C. Hu, “Compact models of 
negative-capacitance FinFETs: Lumped and distributed charge 
models,” in Proc. IEEE International Electron Devices 
Meeting (IEDM), San Francisco, CA, USA, 2016, pp. 754-757, 
DOI: 10.1109/IEDM.2016.7838514. 
[14] G. Pahwa, T. Dutta, A. Agarwal and Y. S. Chauhan, ”Compact 
model for ferroelectric negative capacitance transistor with 
MFIS structure,” IEEE Transaction on Electron Devices, vol. 
64, no. 3, pp. 1366-1374, Mar. 2017, DOI: 
10.1109/TED.2017.2654066. 
[15] K. Ni, M. Jerry, J. A. Smith and S. Datta, “A circuit compatible 
accurate compact model for ferroelectric-FETs,” in Symposium 
on VLSI Technology, Honolulu, HI, USA, 2020, pp. 131-132, 
DOI: 10.1109/VLSIT.2018.8510622. 
[16] S. Yu, P.-Y. Chen, Y. Cao, L. Xia, Y. Wang and H. Wu, 
“Scaling-up resistive synaptic arrays for neuro-inspired 
architecture: Challenges and prospect,” International Electron 
Devices Meeting (IEDM), San Francisco, CA, USA, 2015, pp. 
451-454. DOI: 10.1109/IEDM.2015.7409718. 
[17] Md. N. K. Alam, B. Kaczer, L.-A. Ragnarsson, M. Popovici, G. 
Rzepa, N. Horiguchi, M. Heyns and J. van Houdt, “On the 
characterization and separation of trapping and ferroelectric 
behavior in HfZrO FET,” IEEE Journal of Electron Devices 
Society, vol. 7, pp. 855-862, Mar. 2019, DOI: 
10.1109/JEDS.2019.2902953. 
[18] BSIM4.8.1 User’s Manual [Online]. 
 Available: http://bsim.berkeley.edu/models/bsim4/   
[19] D. Lu, S. De and B.-H. Qiu, "Ferroelectric FET Compact 
Model for Neuromorphic", IEEE Dataport, 2020. [Online]. 
Available: http://dx.doi.org/10.21227/86qq-5n18 . Accessed: 
Mar. 13, 2020. 
